



### **Al On Chip**

Farah Fahim Fermilab, Northwestern University

### Content

Co-design Strategy

Preliminary Demonstrator for HL LHC: Data Concentrator ASIC for HG Cal


- Establish feasibility
- Establish methodology

Moving Intelligence to the data source (Ideas to be demonstrated)

- Neuromorphic Digital implementation
- Analog implementation using floating gates
- Analog implementation using memristive cross-bar arrays


Creating a distributed AI model

### On-detector intelligence using on-chip Machine Learning




- Resource constrained environment
  - High Radiation
  - Limited Power/Material budget
  - Where should this intelligence be added
- Efficiency and reconfigurability
  - Ultra-low energy per inference at extremely high rates (10's ns)
  - Reprogram both network and parameters
  - On-chip learning / inference
  - Physics based Algorithms
    - Independent events
    - Depth vs. classification

## Staged approach



### Deep Neural Network: Autoencoder for data-compression




- Enable edge compute: Data compression for efficient usage of power and bandwidth
- Programmable and Reconfigurable: ability to reprogram weights to adjust for detector conditions and eventually lead to self-learning intelligent detectors
- Hardware Software codesign : Algorithm driven architectural approach
- Optimized : Low power and Low latency
- Operating in extreme radiation environment: 200 M rad
- Autoencoder for data compression is the first use case towards a DNN based on-chip learning and inference<sup>5</sup>

## HL LHC High Granularity Calorimeter\*: Data flow


#### **CNN:** Encodes information by correlating spatial features

- conv2D layer extract spatially corelated geometric features
- Flatten layer Vectorizes the 2D image from the conv2D layer [8 x 4 x 4 = 128 x 1]
- **Dense layer** aggregates the various features to provide higher order information

 ReLU – an activation function which introduces non-linearity by applying thresholds (part of both the conv2D and dense layers)



# Physics Driven Hardware Co-design



# Rapid design prototyping Neural Network architecture optimization

	Network Architecture				Relative Power & Area		Relative Performance		
Test feature	Geometry				pooling	# params		EMD Mean	EMD RMS
Reference	4x4x3	8	3x3	1	none	1.00	1.00	1.00	1.00
4x4x3 -> 8x8	8x8	8	3x3	1	none	2.73	1.76*	0.64	0.41
max pooling	8x8	8	3x3	1	2x2	0.71	0.97*	0.59	0.33
3x3 -> 5x5 kemel	8x8	8	5x5	1	2x2	0.99	2.76	0.64	0.35
pooling -> stride=2	8x8	8	3x3	2	none	0.94	0.59	0.76	0.46
8 -> 10 filters	8x8	10	3x3	2	none	1.17	0.73	0.73	0.43
8 -> 6 filters	8x8	6	3x3	2	none	0.70	0.44	0.85	0.57

\* zero operations removed

Step	Type	Run Time	Iterations	Size	
Model generation	D	1s	50-100	1.1k lines of	N
C Simulation	V	1s	30-100	C++	0
HLS	D	30 min	3-100	40k lines of	D
RTL simulation	V	1 min	3-100	verilog	0
Logic synthesis	D	6 hrs		7FOk mates	
Gate-level sim	V	30 min		750k gates	
Place and route	D	50 hrs	6		In ar
Post-layout sim	V	1 hrs	0	780k gates	
Post-layout parasitic sim	V	2 hrs		780K gates	
SEE simulation	V	4 hrs			s
Layout	D	20 min	1	7.6M	
LVS and DRC	V	1 hr	1	transistors	

Network optimization


Design optimization

Increasing time and complexity

	4.5	T			output	NN outputs
_	4.0 -			bandw		<del></del> 6
				•	bits	<del></del> 10
7	3.5 -			16	0 bits	<del></del> 16
4	3.0 -					
EMD	2.5 -			4	. 1	
	2.5			<u> </u>		, <mark>,</mark> , , , ,
J	2.0 -					
1	1.5 -		77.2	 		
⊒l d	1.5				======	=====
	1.0 -					
	(	,	5	10	15	20
			O	ccupancy [1	. MIP <sub>T</sub> cells]	

Metric	Simulation	Target		
Power	48 mW	<100 mW		
Energy / inference	1.2 nJ	N/A		
Area	2.88 mm <sup>2</sup>	<4 mm <sup>2</sup>		
Gates	780k	N/A		
Latency	50 ns	<100 ns		


# Co-design with algorithm




- Convert raw data to physics information
- Reconfigurable pixel clusters for classification dependent on detector geometries
- Create hierarchical network and enable parallel computation.

## Pixel Detector: Proposed ML implementation

Digital neuromorphic implementation




Analog – Mixed Signal implementation using floating gates or memristive cross-bar arrays



- Ability to work in the latent space (downstream resources)
- Reconfigurability vs. pruning?
- On-chip inference vs. on-chip training?
- Light weight models?
- Can lead to self calibrating detectors?

# Use digital spiking neural network


- Local neighborhood for 1<sup>st</sup> stage of classification
  - Compute total energy and track angle by spatio-temporal correlation
- Mature systems are based on these SNNs e.g. Loihi, True-North, Spinnakar (in adv geometry nodes)
- Low–power since it runs without a clock
- HL- LHC case- since events are uncorrelated between bunches we don't need a complex network requiring historic information



### **Vector Matrix Multiplication**


Basic building block of neural network

#### Vector-by-Matrix Multiplication ...




- Analog implementation
- Small footprint, programmable, large resistors


#### ... by Analog Circuit



# Integrate a Field programmable Analog Array (FPAA)

- Programmable Floating gate transistors for weights and switches
- Structures are available in standard CMOS process (have been demonstrated in 350 nm to 40 nm nodes)
- Radiation performance unknown
- Uses operation transconductance amplifier (OTA) with floating gates for Vector Matrix multiplication
- Reconfigurable architecture by using a switch matrix and Manhattan routing to define interconnections






## Memristive cross-bar arrays

- Use of programmable resistors (  $1 10 \text{ }G\Omega$
- Small footprints ( < 1µm²)</li>

### **UC Santa Barbara's Metal-Oxide Memristors**


64 × 64 passive crossbar circuit



H. Kim et al. arXiv 2019

Background work: M. Prezioso et al., Nature 521, 61 2015, M. Prezioso et al. IEDM'15 p. 17.4.1, 2015, F. Merrikh Bayat et al. Nature Comm., 2018

#### Typical I-V characteristics



#### Details:


- Al<sub>2</sub>O<sub>3</sub>/TiO<sub>2-x</sub> active bilayer by reactive sputtering
- CMOS-compatible CMP/dry etching process and TiN/Al electrodes for higher conductance
- ~250 nm wide lines
- The largest functional analog-grade passive memristor crossbar circuit supported by proper statistics

### Data collection and processing split at 3 levels

Commercial - Qualcomm

### Devices generate and possess massive amounts of data

- Sensors: Single ASICs
- Devices: Detectors / Data concentrators
- Off Devices:Processing farms



On-device Al processing of sensors and personal information conserves bandwidth while providing contextual intelligence, personalization, and privacy

# Enhance AI performance using 5G/wireless


Commercial - Qualcomm



### Distributed computing enables a responsive voice UI

5G low latency allows AI tasks to be split between the device and cloud





Continuously learns based on personal information and acts intuitively with immediacy

Both ends are needed – 5G allows various implementation for appropriate tradeoffs

- Communicate between layers for more efficient data processing
- Correlations between layers can provide the best compression
- Local edge cloud can allow for low latency partial processing offload
- Use as continuous learning, additional capacity and maybe increase precision

### Conclusion

- Algorithms, Design Tools and Hardware must be co-designed for efficient implementation
- Analog-Mixed Signal & Beyond CMOS techniques can provide energy efficient computation, and their reliability in extreme environments need to be explored
- 5G/6G/Wireless can enable distributed AI for responsive autonomous systems
- A staged approach could lead to robust solutions